Simulation problem with F(1) macrocell on SLG46880V
I'm using the F(1) computational macrocell on a SLG46880V device. It looks like when computations are performed using the cell on inputs coming from the dedicated analog comparator pins, and the outputs of the F(1) block are routed to the FSM transition inputs, the states don't transition correctly in the simulation.
当路由输入从马一般的连接trix it seems to work OK. Please see links to images and exaple file: