SUOTA doesn't work after upload

⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at//www.wsdof.com/support. We’ll be fixing bugs / optimising the searching and tagging over the coming days.
4 posts / 0 new
Last post
alarner
Offline
Last seen:1 month 3 weeks ago
加入:2017-05-27 02:11
SUOTA doesn't work after upload

Hello Dialog,
I'm using the Dialog SUOTA app to try and upload a a new version of our software over the air. I am able to download the new software to the chip and the app allows me to reboot the device, however after the reboot my code does not run. I have tested the code by uploading it directly to the chip via USB over UART and it works fine at address 0 without the ble_suota_loader.img, but after changing dg_configIMAGE_FLASH_OFFSET to 0x20000 and trying to upload using the SUOTA app it does not work. Here are the steps I'm taking:

1. cli_programmer.exe -i 57600 -s 115200 COM3 chip_erase_qspi
2. cli_programmer.exe -i 57600 -s 115200 COM3 write_qspi 0x0 E:/ble_suota_loader_2Mb.img
3. I build my custom software and it's output to software_0.1.0_debug_qspi.bin
4. I run mkimage.bat software_0.1.0_debug_qspi.bin software.img
5. I upload software.img to my phone and put it in the Suota folder.
6. I connect over bluetooth using the Dialog SUOTA app to the chip
7. I select the software.img file and upload it to the chip. It appears to work and I press the button to reboot the chip.
8. The chip no longer advertises anything. No output of any kind.

What could I be doing wrong that would cause this behavior? Are there any steps that I can take to diagnose the issue? Here are the config settings that I am using:


/**
\addtogroup BSP
\{
\addtogroup CONFIG
\{
\addtogroup CUSTOM
\{
*/

/**
****************************************************************************************
*
* @file custom_config_qspi_suota.h
*
* @brief Board Support Package. User Configuration file for cached QSPI mode.
*
* Copyright (C) 2015-2017 Dialog Semiconductor.
* This computer program includes Confidential, Proprietary Information
* of Dialog Semiconductor. All Rights Reserved.
*
****************************************************************************************
*/

#ifndef CUSTOM_CONFIG_QSPI_SUOTA_H_
#define CUSTOM_CONFIG_QSPI_SUOTA_H_

#include "bsp_definitions.h"

#ifdef DEBUG
#define CONFIG_RETARGET
#define CONFIG_RETARGET_UART HW_UART1

#define dg_configTRACK_OS_HEAP (1)
#endif

#define CONFIG_LSM6DS3 (1)
#define CONFIG_MPL3115A2 (1)
#define CONFIG_PCF85263A (1)
#define dg_configPOWER_1V8P (1)
#define dg_configTESTMODE_MEASURE_SLEEP_CURRENT (0)
#define dg_configI2C_ADAPTER (1)
#define dg_configBATTERY_ADAPTER (1)
#define dg_configUSE_HW_TEMPSENS (1)
#define dg_configUSE_HW_GPIO (1)
#define dg_configUSE_HW_TIMER2 (1)
#define dg_configUSE_HW_I2C (1)
#define dg_configUSE_HW_GPADC (1)
#define dg_configUSE_HW_UART (1)
#define dg_configUART_ADAPTER (1)
#define dg_configUSE_USB_ENUMERATION (1)
#define dg_configCHARGING_CC_TIMEOUT (360 * 60 * 100)
#define dg_configCHARGING_CV_TIMEOUT (720 * 60 * 100)
#define dg_configUSB_CHARGER_POLLING_INTERVAL (60 * 100) // 1 min (Unit: 0.01s)
#define dg_configBATTERY_REPLENISH_GAP (8) // 0.01V

//////////////

#define CONFIG_USE_BLE
#undef CONFIG_USE_FTDF

#define dg_configUSE_LP_CLK LP_CLK_RCX
#define dg_configEXEC_MODE MODE_IS_CACHED
#define dg_configCODE_LOCATION NON_VOLATILE_IS_FLASH
#define dg_configEXT_CRYSTAL_FREQ EXT_CRYSTAL_IS_16M

#define dg_configIMAGE_SETUP DEVELOPMENT_MODE
#define dg_configEMULATE_OTP_COPY (0)

#define dg_configIMAGE_FLASH_OFFSET (0x20000)
#define dg_configSUOTA_SUPPORT (1)

#define dg_configUSER_CAN_USE_TIMER1 (0)

#define dg_configOPTIMAL_RETRAM (1)

#if (dg_configOPTIMAL_RETRAM == 1)
#if (dg_configBLACK_ORCA_IC_REV == BLACK_ORCA_IC_REV_A)
#define dg_configMEM_RETENTION_MODE (0x1B)
#define dg_configSHUFFLING_MODE (0x0)
#else
#define dg_configMEM_RETENTION_MODE (0x07)
#define dg_configSHUFFLING_MODE (0x0)
#endif
#endif

#define dg_configUSE_WDOG (1)

#define dg_configFLASH_CONNECTED_TO (FLASH_CONNECTED_TO_1V8)
#define dg_configFLASH_POWER_DOWN (0)

#define dg_configPOWER_1V8_ACTIVE (1)
#define dg_configPOWER_1V8_SLEEP (1)

#define dg_configBATTERY_TYPE (BATTERY_TYPE_CUSTOM)
#定义dg_configBATTERY_CHARGE_VOLTAGE 0 xA // 4.2V
#define dg_configBATTERY_TYPE_CUSTOM_ADC_VOLTAGE (3440)
#define dg_configBATTERY_LOW_LEVEL (2496) // 3V
#define dg_configPRECHARGING_THRESHOLD (2462) // 3.006V
#define dg_configCHARGING_THRESHOLD (2498) // 3.05V
#define dg_configBATTERY_CHARGE_CURRENT 8 // 180mA (see lib/sdk/bsp/system/sys_man/sys_charger.c:115)
#define dg_configBATTERY_PRECHARGE_CURRENT 3 // 45mA
#define dg_configBATTERY_CHARGE_NTC 1 // disabled
#define dg_configPRECHARGING_TIMEOUT (60 * 60 * 100) // N x 10msec

#define dg_configUSE_SOC 0
/* Uncomment the following line to enable State-of-Charge debugging or performance test */
//#define DEBUG_SOC
#if defined(DEBUG_SOC)
#define CONFIG_RETARGET
#endif

// #define dg_configUSE_USB 1
#define dg_configUSE_USB_CHARGER 1
#define dg_configALLOW_CHARGING_NOT_ENUM 1
#define dg_configUSE_NOT_ENUM_CHARGING_TIMEOUT 0

// #define dg_configUSE_ProDK (1)

#define dg_configUSE_SW_CURSOR (1)

#define dg_configCACHEABLE_QSPI_AREA_LEN (NVMS_PARAM_PART_start - MEMORY_QSPIF_BASE)

/*************************************************************************************************\
* Memory specific config
*/
#define dg_configQSPI_CACHED_OPTIMAL_RETRAM_0_SIZE_AE ( 64 * 1024)
#define dg_configQSPI_CACHED_RAM_SIZE_AE ( 32 * 1024)
#define dg_configQSPI_CACHED_RETRAM_0_SIZE_AE ( 96 * 1024)

/*************************************************************************************************\
* Peripheral specific config
*/
#define dg_configFLASH_ADAPTER 1
#define dg_configNVMS_ADAPTER 1
#define dg_configNVMS_VES 1
#define dg_configNVPARAM_ADAPTER 1
#define dg_configGPADC_ADAPTER 1

#define defaultBLE_ATT_DB_CONFIGURATION (0x10) // with "Peripheral Preferred Connection Parameters"
#define defaultBLE_PPCP_INTERVAL_MIN (BLE_CONN_INTERVAL_FROM_MS(500)) // 500 ms
#define defaultBLE_PPCP_INTERVAL_MAX (BLE_CONN_INTERVAL_FROM_MS(750)) // 750 ms
#define defaultBLE_PPCP_SLAVE_LATENCY (0) // 0 events
#define defaultBLE_PPCP_SUP_TIMEOUT (BLE_SUPERVISION_TMO_FROM_MS(6000)) // 6000 ms

#define BLE_MAX_MISSES_ALLOWED (3)
#define BLE_MAX_DELAYS_ALLOWED (3)

/* Use dynamic list for BLE events instead of FreeRTOS queues */
#define BLE_MGR_USE_EVT_LIST (1)

/*
* SUOTA loader configuration:
* - To enable SUOTA over GATT only, set SUOTA_VERSION to any version >= SUOTA_VERSION_1_1
* and leave SUOTA_PSM undefined.
* - To enable SUOTA over GATT and L2CAP CoC, set SUOTA_VERSION to any version >= SUOTA_VERSION_1_2
* and also define SUOTA_PSM to match the desired PSM. In this case the central device
* can use either of both according to its preference.
*/
#define SUOTA_VERSION SUOTA_VERSION_1_3
#define SUOTA_PSM 0x81

#define USE_PARTITION_TABLE_2MB_WITH_SUOTA

/*************************************************************************************************\
* FreeRTOS specific config
*/
#define OS_FREERTOS /* Define this to use FreeRTOS */

#if SUOTA_PSM
#define SUOTA_HEAP_OVERHEAD (3200)
#else
#define SUOTA_HEAP_OVERHEAD (0)
#endif

#if (dg_configUSE_SOC)
#if defined(DEBUG_SOC)
#ifndef RELEASE_BUILD
/* DEBUG SOC should not be used in release builds */
#define configTOTAL_HEAP_SIZE (12900 + SUOTA_HEAP_OVERHEAD) /* This is the FreeRTOS Total Heap Size */
#else
#error "DEBUG SOC and SUOTA over L2CAP cannot be used in release target together"
#endif
#else
#define configTOTAL_HEAP_SIZE (11100 + SUOTA_HEAP_OVERHEAD) /* This is the FreeRTOS Total Heap Size */
#endif
#else
#define configTOTAL_HEAP_SIZE (11000 + SUOTA_HEAP_OVERHEAD) /* This is the FreeRTOS Total Heap Size */
#endif

/*************************************************************************************************\
* BLE device config
*/
#define dg_configBLE_CENTRAL (0)
#define dg_configBLE_GATT_CLIENT (0)
#define dg_configBLE_OBSERVER (0)
#define dg_configBLE_BROADCASTER (0)
#ifndef SUOTA_PSM
#define dg_configBLE_L2CAP_COC (0)
#endif

/* Include bsp default values */
#include "bsp_defaults.h"
/* Include memory layout */
#include "bsp_memory_layout.h"
#endif /* CUSTOM_CONFIG_QSPI_SUOTA_H_ */

/**
\}
\}
\}
*/

Device:
Qinjiny_Dialog
Offline
Last seen:4 weeks 19 hours ago
Staff
加入:2016-11-01 05:47
Hi Alarner,

Hi Alarner,

诊断问题,我建议先尝试build images and perform the SUOTA update based on untouched examples (eg. pxp reporter) using pre-configured SUOTA build, see if it works, just to make sure if you did everything correctly. If not, please refer to chapter 9 of the Software developer guide(UM-B-056) to verify your operation step by step.

Then, to make it happen on your custom project, please refer to chapter 10.2 of the same document, which shows a good example of configs to enable SUOTA on an existing project. Hope that's helpful to your problem.

BR,

Qinjin Yang

alarner
Offline
Last seen:1 month 3 weeks ago
加入:2017-05-27 02:11
For anyone else who runs into

For anyone else who runs into this issue the offending configuration was #define dg_configPOWER_1V8P (1)

We believe that for some reason when it hands off initiation to our firmware, enabling 1V8P, it creates a surge that causes the rail to dip and go into brown-out mode. To solve this issue we moved the #define dg_configPOWER_1V8P (1) config from our firmware to the bootloader and everything appears to work now.

PM_Dialog
Offline
Last seen:13 hours 55 min ago
Staff
加入:2018-02-08 11:03
Hi alarner,

Hi alarner,

Glad that you figured your issue out and thank you for yout indication.

Thanks, PM_Dialog